



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/088,674	06/02/1998	DANIEL J. MORGAN	TI-25995	2025

23494 7590 11/15/2005

TEXAS INSTRUMENTS INCORPORATED  
P O BOX 655474, M/S 3999  
DALLAS, TX 75265

EXAMINER

NGUYEN, KEVIN M

ART UNIT PAPER NUMBER

2674

DATE MAILED: 11/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 09/088,674	Applicant(s) MORGAN ET AL.	
	Examiner Kevin M. Nguyen	Art Unit 2674	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 06 September 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-10 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### **DETAILED ACTION**

This office action is made in response to applicant's argument filed on 09/06/2005. Claims 1-10 are previously presented, and claims 1-10 are currently pending in the application. Applicant's arguments, see pages 2-7, with respect to the rejections of claims 1-10 under the statutory basis for the previous rejection have been fully considered and are not persuasive. Therefore, the rejections have been maintained.

#### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

1. Claims 1-3, 5-8 and 10 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamaguchi et al (previously cited, US 6,222,515).
2. As to claim 1(currently revised), Yamaguchi et al teach a system of displaying digital video data associated with a method comprising: a first pixel value defined by [(3V) is mean effective voltage], see fig. 7B.

Yamaguchi et al further teach inherently a first predetermined amount "-1"  
[defined by an area hatching from 3V to 2V at the first field] to form a first offset pixel

value [defined by 2V at the first field], and a displaying said first offset pixel during a first frame period [2V at the first field, see fig. 7B];

Yamaguchi et al further teach inherently the opposite of said predetermined amount "+1" [defined by an area hatching from 3V to 4V at the first field] to form a second offset pixel value [defined by 4V at a second field], and a displaying said second offset pixel during a second frame period [4V at the second field, see fig. 7B];

Yamaguchi et al further teach the average of said displayed first offset pixel value [2V at the first field] and said second offset pixel value [4V at the first field] is said first pixel value (3V) [(3V) is mean effective voltage which is shown by area hatching in figure 7B" (see fig. 7B, col. 8, lines 11-27)].

3. As to claim 6 (currently revised), Yamaguchi et al teach inherently a logic circuit defined by means for offsetting inherently a first predetermined amount "-1" [defined by an area hatching from 3V to 2V at the first field] to form a first offset pixel value [defined by 2V at the first field]

Yamaguchi et al further teach inherently a logic circuit defined by means for offsetting inherently by the opposite of said predetermined amount "+1" [defined by an area hatching from 3V to 4V at the second field] to form a second offset pixel value [defined by 4V at a second field].

Yamaguchi et al further teach a display panel 19 (display means, fig. 1B) which displays said first offset pixel during a first frame period [2V at the first field, see fig. 7B], and displays said second offset pixel during a second frame period [4V at the second field, see fig. 7B].

Yamaguchi et al further teach the average of said displayed first offset pixel value [2V at the first field] and said second offset pixel value [4V at the first field] is said first pixel value (3V) [(3V) is mean effective voltage which is shown by hatching in figure 7B" (see fig. 7B, col. 8, lines 11-27).

4. As to claims 2 and 7 (currently revised), Yamaguchi et al teach inherently said first predetermined amount "-1" [defined by 2V-3V at the first field], said predetermined amount "+1" [defined by 4V-3V at the first field]. Thus, said first predetermined amount "-1" is selectively as a function of (X-3).

5. As to claims 3 and 8, Yamaguchi et al teach said first offset pixel value 2V is less than said first pixel value (3V) as a function (X-3) of the spatial location ["-1" defined the spatial location] that [(3V) is mean effective voltage] defined to be displayed.

6. As to claims 5 and 10 (currently revised), Yamaguchi et al show the fig. 7 including the first field are consecutive the second field.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 4 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi et al in view of Aras et al (newly cited, US 5,731,802).

8. As to claims 4 and 9 (currently revised), Yamaguchi et al teach all of the claimed limitations of claims 1 and 6, except for display uses a plurality of weighted bit-plane,

Art Unit: 2674

wherein said first pixel values close to a bit transition of said bit-planes are offset during said display frame and said second frame.

However, Aras et al teach the number of rows multiplied by the number of bits in grayscale weighting is equal to the number of update event per frame or write cycle per frame (fig. 4, col. 5, lines 32-34). Rows 0, 1 and 2 are loaded with the data for the 0<sup>th</sup>, 3<sup>rd</sup> and 2<sup>nd</sup> weight bits, respectively. The number of data transitions per clock cycle during the next clock cycle of the data in rows 1 and 2 changes such that rows 1 and 2 are loaded with the data for its 0<sup>th</sup> and 3<sup>rd</sup> weight bits, respectively (col. 6, lines 26-37).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify each Yamaguchi et al's field (frame, fig. 7) including rows 0, 1 and 2 are loaded with the data for the 0<sup>th</sup>, 3<sup>rd</sup> and 2<sup>nd</sup> weight bits, respectively. The number of data transitions per clock cycle during the next clock cycle of the data in rows 1 and 2 changes such that rows 1 and 2 are loaded with the data for its 0<sup>th</sup> and 3<sup>rd</sup> weight bits, respectively, in view of the teaching in the Aras et al's reference, because this would provide gray scale using a weighted PWM scheme which does not flicker and provides a reduced bandwidth requirement for the associated control circuitry and data bus as taught by Aras et al (col. 3, lines 41-44).

### ***Response to Arguments***

Applicant's arguments filed 09/06/2005 have been fully considered but they are not persuasive.

Applicant argues that at page 3, the Examiner has failed to meet the burden of proof required to establish a prima facie case of anticipation. Section 2131 of the Manual of Patent Examiner's Procedure (MPEP) provides:

"A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference."

*Verdegaal Bros.v. Union Oil Co. of California*, 814 F.2d 628, 631, 2 USPQ2d 1051, 1053 (Fed. Cir.1987). "The identical invention must be shown in as complete detail as is contained in the ... claim." *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989). The elements must be arranged as required by the claim . . . . *In re Bond*, 910 F.2d 831, 15 USPQ2d 1566 (Fed. Cir. 1990).

In response, the Examiner respectfully disagrees. As stated *infra*, see MPEP section 2131 paragraphs II and III explain of each circumstance.

Extra References or Other Evidence Can Be Used to Show Meaning of a Term Used in the Primary Reference. Extrinsic evidence may be used to explain but not expand the meaning of terms and phrases used in the reference relied upon as anticipatory of the claimed subject matter. *In re Baxter Travenol Labs.*, 952 F.2d 388, 21 USPQ2d 1281 (Fed. Cir. 1991).

Extra Reference or Evidence Can Be Used To Show an Inherent Characteristic of the Thing Taught by the Primary Reference "To serve as an anticipation when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that

the missing descriptive matter is necessarily present in the thing described in the reference, and that it would be so recognized by persons of ordinary skill." Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 1268, 20 USPQ2d 1746, 1749 (Fed. Cir. 1991). Note that as long as there is evidence of record establishing inherency, failure of those skilled in the art to contemporaneously recognize an inherent property, function or ingredient of a prior art reference does not preclude a finding of anticipation. Atlas Powder Co. v. IRECO, Inc., 190 F.3d 1342, 1349, 51 USPQ2d 1943, 1948 (Fed. Cir. 1999). This finding of inherency was not defeated by the fact that one of the references taught away from air entrapment or purposeful aeration.). See also In re King, 801 F.2d 1324, 1327, 231 USPQ 136, 139 (Fed. Cir. 1986); Titanium Metals Corp. v. Banner, 778 F.2d 775, 782, 227 USPQ 773, 778 (Fed. Cir. 1985). See MPEP § 2112 - § 2112.02 for case law on inherency. Also note that the critical date of extrinsic evidence showing a universal fact need not antedate the filing date. See MPEP § 2124.

Therefore, since only alleged distinction between applicant's claims and reference is recited in functional language, it is incumbent upon applicants, when challenged, to show that device disclosed by reference does not actually possess such characteristics. See In re Ludtke, 169 USPQ 563 (CCPA) 1971). The burden on applicant to rebut an inherency rejection applied to product and process claims. See In re Best, 195 USPQ 430, 433 (CCPA 1977).

Applicant argues with respect to claim 1, at pages 3 and 4. In response, the Examiner respectfully disagrees. As state *infra*, the case law stated that "Drawing as a Reference", "Things clearly shown in reference patent drawing qualify as prior art



Art Unit: 2674

features, even though unexplained by the specification". see *In re Mraz*, 173 USPQ 25 (CCPA 1972). "A claimed invention may be anticipated or rendered obvious by a drawing in a reference, whether the drawing disclosure by accidental or intentional. However, a drawing is only available as a reference for what it would teach one skilled in the art who did not have the benefit of applicant's disclosure". See *In re Meng*, 181 USPQ 94, 97 (CCPA 1974). "Absent of any written description in the reference specification of quantitative values, arguments based on measurement of a drawing are of little value in proving anticipation of a particular length". See *In re Wright*, 193 USPQ 332, 335 (CCPA 1977). Therefore, at least one Fig. 7B of Yamaguchi et al (Yamaguchi) expressly shows a first pixel value defined by [(3V) is mean effective voltage]. The at least one Fig. 7B of Yamaguchi further shows a first predetermined amount "-1" [defined by an area hatching from 3V to 2V at the first field] to form a first offset pixel value [defined by 2V at the first field], and a displaying said first offset pixel during a first frame period [2V at the first field, see fig. 7B]. The at least one Fig. 7B of Yamaguchi further shows the opposite of said predetermined amount "+1" [defined by an area hatching from 3V to 4V at the first field] to form a second offset pixel value [defined by 4V at a second field], and a displaying said second offset pixel during a second frame period [4V at the second field, see fig. 7B]. The at least one Fig. 7B of Yamaguchi et al further shows the average of said displayed first offset pixel value [2V at the first field] and said second offset pixel value [4V at the first field] is said first pixel value (3V) [(3V) is mean effective voltage which is shown by area hatching in figure 7B (see col. 8, lines 11-27)].

Applicant argues with respect to claim 6, at pages 4 and 5. In response, the Examiner respectfully disagrees because the Examiner alleged Yamaguchi teaches inherently a logic circuit that performs the functional methodology of claim 1 to show that device disclosed by reference does actually possess such characteristics.

Applicant argues claims 2, 3, 5, 7, 8, and 9 that depend on claims 1 and 6 that Yamaguchi fails to present a prima facie case of anticipation, at pages 5 and 6. This argument is not persuasive because applicant only argues with respect to the limitation in independent claims 1 and 6. Therefore, as stated *supra* with respect to claims 1 and 6, the teaching of Yamaguchi meets all of the limitation as stated above.

Applicant argues with respect to claim 8, at page 5. In response, the Examiner respectfully disagrees. As stated *Supra*, "Drawing as a Reference", the at least one Fig. 7B of Yamaguchi expressly shows said first offset pixel value  $2V$  is less than said first pixel value ( $3V$ ) as a function ( $X-3$ ) of the spatial location ["-1" defined the spatial location] that [ $(3V)$  is mean effective voltage] defined to be displayed.

Applicant argues with respect to claims 4 and 9. In response, the Examiner respectfully disagrees. As state *supra*, Aras et al teach the number of rows multiplied by the number of bits in grayscale weighting is equal to the number of update event per frame or write cycle per frame (fig. 4, col. 5, lines 32-34). Rows 0, 1 and 2 are loaded with the data for the 0<sup>th</sup>, 3<sup>rd</sup> and 2<sup>nd</sup> weight bits, respectively. The number of data transitions per clock cycle during the next clock cycle of the data in rows 1 and 2 changes such that rows 1 and 2 are loaded with the data for its 0<sup>th</sup> and 3<sup>rd</sup> weight bits, respectively (col. 6, lines 26-37).

For these reasons, the rejections based on Yamaguchi et al and Aras et al have been maintained.

### ***Conclusion***

9. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin M. Nguyen whose telephone number is 571-272-7697. The examiner can normally be reached on MON-THU from 8:00-6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Patrick N. Edouard can be reached on 571-272-7603. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8000.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for

Art Unit: 2674

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the Patent Application Information Retrieval system, see

<http://portal.uspto.gov/external/portal/pair>. Should you have questions on access to the

Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197

(toll-free).


Kevin M. Nguyen

Patent Examiner

Art Unit 2674

KMN

November 3, 2005



**PATRICK N. EDOUARD**  
**SUPERVISORY PATENT EXAMINER**